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Abstract— A compact, low power interface for capacitive 
sensors, is described. The output signal is a pulse width 
modulated (PWM) signal, where the pulse duration is linearly 
proportional to the sensor differential capacitance. The original 
conversion approach consists in stimulating the sensor capacitor 
with a triangular-like voltage waveform in order to obtain a 
square-like current waveform, which is subsequently 
demodulated and integrated over a clock period. The charge 
obtained in this way is then converted into the output pulse 
duration by an approach that includes an intrinsic tunable low 
pass function. The main non idealities are thoroughly investigated 
in order to provide useful design indications and evaluate the 
actual potentialities of the proposed circuit. The theoretical 
predictions are compared with experimental results obtained with 
a prototype, designed and fabricated using 0.32 µm CMOS 
devices from the BCD6s process of STMicroelectroncs. The 
prototype occupies a total area of 1025 × 515 mm2 and is marked 
by a power consuption of 84 µW. The input capacitance range is 
0-256 fF, with a resolution of 0.8 fF and a temperature sensitivity 
of 300 ppm/°C.  
 
Index Terms—Capacitive sensor interface, chopper 
modulation, current mode, low power.  
 
I. INTRODUCTION 
APACITIVE sensors represent an important sector of the 
sensor market. They consist of one or more sensing 
capacitors, whose capacitance is a function of the quantity to 
be sensed. The mechanism of capacitance variation can be 
either geometry variation produced by relative displacement of 
the capacitor plates [1], as in inertial [1-2] and pressure [3] 
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sensors, or effective dielectric permittivity variation, as in the 
majority of chemical sensors [4-5]. Recently, capacitive 
sensing is finding new interesting applications in the field of 
biosensors [6] where it is being investigated as a promising 
technique for label-free detection of DNA strands and 
proteins [7].  
Figure 1 shows the equivalent circuit of a capacitive sensor, 
where parasitic capacitances related to interconnections with 
the readout interface are also represented. The sensing element 
is capacitor CX. As the quantity to be measured is swept across 
its whole input range, capacitance CX varies from CX0 (offset 
capacitance) and CXM. Typically, CX0 is much larger than the 
total excursion CXM−CX0. The temperature and process 
dependence of CX0 introduces uncertainties that degrade the 
sensor accuracy. In order to obtain an output quantity that is 
free of CX0 contribution, a reference capacitor CR (shown in 
Fig.1) is often included in the sensor (differential sensor). The 
reference capacitor is nominally equal to CX0 and, when 
possible, should present the same temperature and process 
dependence as CX. In many practical cases CX and CR have a 
common terminal (labeled with 3 in Fig.1). In balanced 
capacitive sensors, such as in most accelerometers, CX and CR 
are both dependent on the input quantity and their variation are 
opposite. The interface should be designed to read the 
difference ∆C=CX−CR (differential interface). 
CX
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gnd
 
Fig. 1. Parasitic capacitances arising from the connection of a differential 
capacitive sensor to a readout interface.  
 
Parasitic capacitances are present across all sensor terminal 
pairs and from all terminals and the interface ground. Using a 
proper interface configuration it is possible to reject the 
contributions from all parasitic capacitances, with the 
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exclusion, clearly, of Cpx and Cpr,. These capacitances can be 
effectively reduced by limiting the interconnection length 
and/or individually shielding the sensor leads.  
Capacitive sensors can be read with several different 
approaches. In last decades, considerable effort has been 
focused on the development of compact and low power 
integrated interfaces, due to the growing commercial relevance 
of battery powered devices.  
The most common approach to capacitive sensor interfacing 
is to convert the capacitance (or capacitance difference) to be 
acquired into a voltage (C-to-V interfaces). The typical circuits 
used to obtain C-to-V conversion are: the trans-impedance 
amplifier (TI) [7-9], the switched capacitor (SC) charge 
amplifier [10-11,13] and the chopper (CH) amplifier [11,12]. 
SC and CH amplifiers are widely used for fully integrated 
CMOS interfaces, since they do not need generation and 
demodulation of sinusoidal waveforms and represent the best 
option when the highest accuracy and resolution have to be 
achieved. On the down side, the discrete nature of SC circuits 
makes them prone to noise fold-over, which, for a given noise 
specifications, results in increased power consumption. Charge 
injection, deriving from non ideal switch operation, is 
generally reduced using fully differential architectures that 
require additional circuits, (e.g. input common mode controls) 
to eliminate specific gain and offset errors [13]. Interfaces 
based on the CH amplifier are virtually immune to noise fold-
over but should be followed by a time continuous low pass 
filter that seriously increases the occupied area.  
In order to obtain a digital output, C-to-V interfaces have to 
be combined with an ADC, involving extra power and 
complexity. Sigma-delta (Σ-∆) ADCs represent the optimal 
choice, since they can be easily embedded into the SC 
interfaces [13-17] and need minimal analog circuitry with 
respect to Nyquist rate converters. This advantage is partially 
compensated when on-chip high order decimation filters are 
used. As far as power consumption is concerned, the required 
high oversampling ratios make Σ−∆ ADCs a power efficient 
option only when low sampling rates are required. 
A simpler alternative is represented by interfaces producing 
“quasi digital” signals [18], i.e. two-level signals where the 
information is given by either the frequency or pulse duration. 
Quasi digital signals are receiving a renewed interest, due to 
the simplicity of the related interfaces, the possibility of direct 
transmission over relatively noisy or non linear channels and 
the facility to convert them into real digital signals (coded) 
using only counters.  
Capacitance-to-frequency (C-to-F) converters are probably 
the simplest interfaces for capacitive sensors [19,20]. Their 
compactness allows several distinct interfaces to be placed on 
the same chip [21]. Capacitance to pulse duration interfaces 
(C-to-D) are typically slightly more complex than C-to-F 
circuits [22,23], but provide easier interfacing to a 
microcontroller (MCU), since the frequency of the PWM 
signal can be synchronized to the MCU clock. Furthermore, a 
PWM signal can be converted into an analog voltage with a 
simple low pass filter.  
The limit of the proposed C-to-F and C-to-D converters is 
mainly related to inaccuracy issues. In most cases the interface 
sensitivity is strongly dependent on the absolute value of one 
or more device parameters (such as a resistance) leading to 
unavoidable dependence on temperature [19-23]. Interesting 
methods to cancel the temperature dependence are proposed in 
[24-25,26] However, in order to extract the capacitance value, 
these circuits require algebraic operations involving the 
duration of distinct pulses, partly offsetting the simplicity of a 
pure PWM signal.  
Recently, a fully integrated interface capable of producing a 
PWM signal with pulse duration linearly proportional to a 
capacitance has been presented [27]. The circuit, based on a 
double slope integration approach, exhibits intrinsically low 
temperature drift and low dependence on parasitic 
capacitances, but requires a relatively high supply current 
(nearly 5 mA), mainly due to bandwidth and stability 
requirements deriving from an OTA-based complex closed 
loop approach. An improved double slope interface, with 
much lower power consumption but requiring a grounded 
terminal for CX and then much prone to parasitic capacitance 
interference was proposed in [28].  
In this work, we present the analysis of a C-to-D converter 
that maintains the same advantages of [27] with two orders of 
magnitude lower power consumption. The circuit uses a 
compact architecture that uses only local feedback loops and 
incorporates chopper modulation to mitigate the effect of 
flicker noise and device mismatch. The circuit was initially 
proposed in [29], showing the effectiveness of the approach by 
means of simulations. A prototype has been designed and 
fabricated using devices from the 0.32 µm CMOS subset of the 
BCD6s process provided by ST Microelectronics. Preliminary 
measurements of the prototype characteristics were described 
in [30].  
In this work, we present a deepened analysis of the 
proposed approach in order to show the impact of various 
circuit parameters on the system performances. The intrinsic 
low pass characteristic of the interface and its beneficial effect 
on the overall jitter is also highlighted. These important 
aspects were not dealt with in [29,30], while a very simplified 
noise analysis was described in [31], where a slightly 
improved circuit was also proposed. In addition to rigorous 
theoretical analysis of non idealities, this work includes also 
the results of new measurements regarding noise spectra and 
characteristic spread.  
II. INTERFACE ARCHITECTURE AND OPERATION 
The circuit topology and ideal operating principle was 
described in [29, 30] and will be briefly recalled here. The 
block diagram of the system is shown in Fig. 2, where the 
sensor has the same configuration as in Fig.1, while ck is a 
clock signal with 50 % duty cycle. The clock frequency is 
fck = 1/T.  
The interface is designed to read positive ∆C values 
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(CX>CR.). The output PWM signal, is indicated with p. Block 
RG (ramp generator) produces a triangular waveform, VS(t), of 
peak-to-peak amplitude ∆VS, synchronous with the clock, 
while CA is a differential current amplifier with gain 1/2. 
Blocks SA1 and SA2 are switch arrays that connect their input 
port to the output port in a straight or crossed fashion 
depending whether the digital input (indicated by the inward 
arrow) is high or low, respectively. CMP is a low hysteresis 
comparator.  
 
RG
Cx
CR
VS(t)
Ix
IR
ck
+
_
CA
ID
C0
IC
IC
CMP
+
VC
–
p
SA1
ICA
ICA
SA2
∆IB
∆VS
τ
 
Fig. 2. Schematic block diagram of the proposed interface. 
 
Current IC, flowing into capacitor C0, is the sum of 
contributions from currents ICA, ID and ∆IB, which should 
satisfy the following design conditions: 
;max;max CADCADB IIIII >+>∆   (1) 
 
Considering zero input impedance for the CA, current ICA is 
given by: 
C
dt
dV
III SRXCA ∆=−= 2
1)(
2
1
  (2) 
Depending on the logical values of ck and p, three different 
intervals, A, B, C can be distinguished, as shown in Table I. 
The case ck=1, p=1 is made impossible by the AND gate. The 
expression of current IC, as resulting from the state of SA1 and 
SA2, is indicated for each interval. The first inequality in (1) 
guarantees that VC increases in the first clock half-cycle 
(interval A) and decreases in the second half-cycle (intervals 
B,C). We have supposed that VC>0 at the end of interval A, so 
that p turns high at the beginning of the second clock half-
cycle, starting the output pulse. When VC gets negative, p turns 
low, ending the output pulse. It can be easily shown that the 
system reaches the steady condition regardless of the initial 
state. More details are given in [29,30].  
TABLE I 
CONTRIBUTION TO IC OF CURRENTS IA, ID, ∆IB 
Interval Duration ck p IC ICA 
A T/2 1 0 -ID+∆IB+ICA ∆Vs∆C/T 
B τ 0 1 -ID-∆IB-ICA −∆Vs∆C/T 
C T/2-τ 0 0 +ID-∆IB-ICA −∆Vs∆C/T 
 
Note that the signs of both ICA and ∆IB contributions to IC 
are reversed at each clock transition for the effect of SA1. 
However, the ICA sign is also alternated as a result of the VS 
slope reversal (see the rightmost column in Table I), so that the 
ICA contribution is always positive across the whole clock 
period. Clearly, for the waveform VC to be stationary, the net 
charge accumulated into C0 over a clock period should be 
zero. The current ∆IB gives a null contribution, due to the sign 
alternation produced by SA1. The charge contribution of ICA is 
given by:  
S
T
T
s
T
s
CA VCdtdt
dVCdt
dt
dVCQ ∆⋅∆=∆−∆= ∫∫
2
2
0 22
 (3) 
From Table I, the contribution of ID is given by: 
DD IQ τ−= 2  (4) 
Equating the total charge accumulated over a period (i.e  
QD+QCA) to zero, we obtain the pulse duration:  
D
S
I
VC
2
∆
⋅∆=τ  (5) 
Since ∆C∆VS is equal to |ICA|T, the second inequality in (1) 
guarantees that τ does not exceed T/2. 
An aspect that is important to point out is that SA1 applies 
chopper modulation to the output current of the CA. This shifts 
the offset and flicker noise components across the clock 
frequency and its harmonics. These components are then 
strongly attenuated by integration of the currents in C0. The 
overall result is the rejection of offset and flicker noise 
components introduced by the current amplifier. A rigorous 
investigation about the actual residual noise and its effect on 
the output pulse jitter is presented in Sect. III.  
A simplified schematic view of block RG is shown in 
Fig. 3(a). The circuit is based on a Miller integrator, made up 
of the inverting amplifier M3M-M6M (dashed box in Fig.3), and 
feedback capacitor CM. Two current sources, M1M and M2M, 
can be connected to the integrator input through M1S and M2S, 
respectively. Vstop is a reference voltage that sets the upper 
limit of the VS waveform.   
 
 (a) 
 
(b) 
Fig. 3 Schematic view of the RG block (a) and output waveform (b). 
 
In the first clock half-cycle, IM2 is integrated producing the 
increasing phase of VS. The decreasing phase occurs in the 
second clock half-cycle, when IM1 is integrated. Stability of the 
DC value is obtained by making the increasing slope slightly 
larger than the decreasing one (IM2>IM1) and terminating IM2 
integration when VS reaches Vstop. The resulting waveform, 
shown in Fig.3(b) is reliably synchronous with the clock but 
not perfectly triangular. However, it can be easily shown that 
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Eqns. (3) and (5) are still perfectly valid and that: 
T
I
I
C
C
C
ITV
D
M
MM
M
S 42
11 ∆
=τ⇒
⋅
=∆  (6) 
In this way, we have obtained that the pulse width τ is 
proportional to the clock period and to ∆C, as desired. Note 
that only current and capacitance ratios appear in (6), thus a 
very small sensitivity to temperature can be expected, provided 
that a precise clock frequency is used.  
3
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Fig. 4. Schematic view of the current amplifier CA, including also the 
function of ID and ∆IB current sources and switch arrays SA1, SA2. 
 
Fig. 4 shows the circuit designed to perform the functions of 
blocks CA, SA1, SA2, and of current sources ID and ∆IB. 
Currents IX and IR enter the CA at the points indicated in Fig.4 
with in1 and in2. The required low input impedance is provided 
by local feedback loops, involving only M1, M5 in one branch 
and M2, M6 in the other. The feedback loops are compensated 
by capacitors CC.  
The currents in M1 and M2 are mirrored with unity gain to 
M4 and M3, respectively. Therefore: 
15144
15163
DDxD
DDrD
IpIII
IpIII
⋅++=
⋅++=
 (7) 
The integrating capacitor, C0 in Fig. 1, is replaced by two 
grounded capacitors of value 2C0. Due to stabilization of the 
output common mode voltage, IC2= −IC2, so that:  
2
78
1
DD
CC
II
II
−
=≡   (8) 
Finally, considering that ID8 – ID7 is equal to ±(ID4 – ID3), 
depending on the configuration of switch SA1, i.e. on the 
clock value, we can substitute Eqns. (7) into (8), obtaining: 






⋅+∆+−⋅== DBRxCC ImI
II
mII 211 2
 (9) 
where m1 is −1 or 1 when ck is a logical “0” or “1”, 
respectively, while m2 = −1 when p is 0 and m2=1 when p is  1. 
Furthermore, the following substitutions have been operated: 
2∆IB = ID14 – ID16, 2ID = ID15. It is easy to show that (9) 
represents also the behavior of the block diagram in Fig. 2. It 
is worth noting that ∆IB is obtained by making M14 and M16 
(i.e. ID14 and ID16) different by design. Switch array SA1b has 
been added to extend chopper modulation to the currents 
produced by M18 and M17.  
III. ANALYSIS OF NON IDEALITIES 
The main sources of non-idealities are (i) finite input 
impedance of the current amplifier and (ii) noise. The effect of 
the former is an increased sensitivity to temperature and 
process variations, while noise is responsible for the jitter on 
the output pulse duration.  
A. Finite input impedance.  
The small signal representation of one CA input port (in1) is 
shown in Fig. 5. The output resistance of the cascode mirror 
providing the bias current (M9-M14 in Fig.4) has been 
considerate infinite with respect to rd5. Capacitances CX and CR 
are substituted by their maximum value (CXM) to represent the 
worst case.  
M1
M5
zin
CXM
CCVS
 
Fig. 5. Small signal representation of the CA input port. 
 
Analysis of the circuit yields the following simplified 
expression for the frequency dependent input impedance (zin):  
( )
15
5
515
1111
m
C
m
dC
dmm
in g
C
g
jrCj
rgg
z ω≅ω+=  (10) 
where the approximation in the rightmost hand is valid for 
frequencies much higher than (2piCCrd5)-1. This condition is 
reasonably valid at the frequency of the input waveform, which 
is of the order of several kHz. If zin is not negligible with 
respect to the minimum sensor impedance (represented by 
1/jωCXM) then expression (2) should be modified to include a 
term dependent on zin itself. As a result, due to the dependence 
of zin on MOSFET transconductances, the sensitivity to 
temperature and process variations would be degraded. To 
minimize this problem, we will impose that: 
XMZm
C
m
in Cg
C
g
z
ωα
=ω≅
111
15
 (11) 
with αz >>1. Expression (11) can be further transformed by 
considering stability of the local feedback loops used in the 
input ports just to reduce zin. Simple investigation of the circuit 
in Fig. 5 shows that unity gain angular frequency (ω0) of the 
loop and its first non-dominant pole frequency (ω2) are given 
by ω0=gm1/CC and ω2=gm5/CXM, respectively. Imposing that 
ω2=3ω0 to get a reliable phase margin (about 70°), equation 
(11) becomes:  
ωα= Z
XM
m
C
g 35  (12) 
Expressing gm5 as 2ID5/(VGS-Vt)5, and considering that 
ID5=IBIAS, the following expression can be derived: 
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ckXMtGSZBIAS fCVVI pi−α= 5)(3  (13) 
Equation (13) can be used in the design phase to calculate 
the required amplifier bias current for a given sensor 
impedance to input impedance ratio (αZ). This will be recalled 
at the end of this section to simplify the expression of the jitter. 
Note that a low input impedance, establishing virtual ground at 
the CA inputs, is also important to reject the effect of parasitic 
capacitances between the sensor terminals and ground.   
B. Mechanism of noise generation 
As far as noise is concerned, the clock signal will be 
considered ideal, so that the fluctuation on the pulse width will 
be ascribed only to the jitter on the trailing edge. In order to 
determine the mechanism of jitter generation, it is convenient 
to focus on the measurement cycle, defined as the time interval 
between two successive trailing edges of the output pulse. 
Fig 6 shows the behavior of voltages ck, p and VC in the n-th 
measurement cycle, beginning and ending at instants t1 and t2, 
respectively. The origin of the time axis is chosen as shown in 
Fig.6, so that the n-th pulse starts at nT. The sequence formed 
by the durations of the output pulses is treated as a discrete 
time signal, indicated as τ(n). The three intervals A, B, C, 
forming the measurement cycle, have been named coherently 
with Table I.  
Noise on the comparator threshold, Vcmp, causes the 
measurement cycle to begin and end at two different values of 
voltage VC , as clearly represented in Fig.6.  
[n-1]T [n-1]T+T/2 nT
V (n-1)cmp
C A B
t1
t2
VC V (n)cmp
p
ck
τ(n-1) τ(n)
n-th measurement cycle
 
Fig. 6. Waveform VC between two successive pulse trailing edges. 
 
Indicating with IC the ideal (noiseless) current flowing 
through capacitor CO and with ic the noise component 
superimposed to IC, the following equation holds: 
[ ])1()(2
1
2
1
−−=+ ∫∫ nVnVCdtidtI cmpcmpO
t
t
c
t
t
C  (14) 
The ideal component IC is the sum of contributions from 
components ∆IB, ID and ICA .The expressions of IC in the three 
intervals of Fig. 6 are summarized in Table II, where the 
contribution of ICA is represented by current IA, given by:  
C
T
V
II SCAA ∆
∆
=>≡<  (15) 
Note that Table II is a generalization of Table I for the case 
that the pulse width is not stationary. 
 
TABLE II  
CONTRIBUTION TO IC OF CURRENTS IA, ID, ∆IB (NON STATIONARY CASE) 
Interval Duration IC 
A T/2 −ID+∆IB+IA 
B τ(n) −ID−∆IB+IA 
C T/2− τ(n−1) ID−∆IB+IA 
 
Summing up the charge contribution in the three zones, the 
following expression can be easily found: 
( ) ( ) ADABDAB
t
t
C TInIIInIIIdtI +τ+−∆−−τ−−∆=∫ )()1(
2
1
(16) 
As far as the noise current ic is concerned, its contribution in 
(14) can be represented by a random noise charge qIC(n) 
defined as: 
∫∫
−
≅≡
2
2
2
1
)(
t
Tt
c
t
t
cIC dtidtinq  (17) 
where the approximation of integrating over an exact clock 
period (T) introduces a negligible error if the following 
conditions hold: 
Cc Ii <<    and  Tnn <<−τ−τ )1()(    (18) 
The effect of comparator noise can be also modeled as a 
charge qCP(n) defined by: 
[ ])1()()( −−= nVnVCnq cmpcmpOCP    (19) 
Combining (14-17) and (19) we obtain the difference 
equation:  
D
CPICA
I
nqnqIT
nbna
2
)()()1()( −+⋅=−τ−τ  (20) 
where: 
( ) 1;
2
−=
+−∆
= ab
I
III
a
D
DAB
 (21) 
Equation (20) determines the sequence τ(n) produced by the 
forcing terms, represented in the right hand of (20) by the ideal 
stimulus T⋅IA/2ID, and by the noise charge sequences qIC(n) and 
qCP(n).  
Note that the ideal stationary solution, given by (5), can be 
also derived from (20) and (15), imposing τ(n)=τ(n-1) and 
turning off the noise charges qIC and qIP.  
Here we are interested in calculating the jitter τN (n) 
superimposed to the ideal solution. The analysis will be 
performed considering that ∆C is constant, thus also IA and 
coefficients a and b in (20) are constant. In this way, it is 
possible to apply the discrete Fourier transform to (20), 
obtaining: 
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D
CPIC
N I
jqjqjHj
2
)()()()( ω−ωω=ωτ  (22) 
where, τN (jω), qIC(jω) and qCP(jω) are the discrete Fourier 
transforms of the sequences τ(n), qIC(n) and qCP(n), 
respectively, while H(jω) is obtained by substituting ejωT into 
the Z-domain transfer function: 
1
1)(
−
−
=
bZa
ZH  (23) 
derived from (20) by means of simple algebraic passages. 
Equation (22) represents an important result since it provides a 
method to derive the discrete power spectral density (D-PSD) 
of the jitter from the D-PSD of the noise charges by simple 
multiplication by |H(jω)|2. Furthermore, since qIC(n) and qCP(n) 
can be reasonably considered independent stochastic 
processes, their contributions are additive and can be 
separately determined. The plot of |H(jω)|2 vs. frequency in the 
interval 0.01fck-0.5fck is shown in Fig. 7 for various values of 
parameter a. Note that H(jω) attenuates the high frequency 
components of the noise. The effect is stronger at higher 
values of parameter a. Equation (21) suggests that a can be 
increased by increasing the ratio of ∆IB with respect to ID and 
IA. Considering (21) and (23) it can be easily shown that H(Z) 
is stable for a>0.5 Design condition (1) guarantee that a is 
greater than one, thus H(Z) cannot get unstable.   
0.01 0.1 0.5
0.01
0.1
1
a =2
a =1.0
a =4
a =3  
 
|H(
jω)
|2
f / f
ck
a =1.5
 
Fig.7. Frequency dependence of |H(jω)|2 for varuius values of parameter a.  
 
It should be observed that (20) implies also a low pass 
function for the signal term TIA/2ID. In particular, it can be 
easily shown that the small signal transfer function of the 
interface is proportional to H(z). Thus, increasing a produces a 
benefit in terms of noise but also limits the signal bandwidth. 
Modeling of this effect for large signals is not as 
straightforward since the signal IA is also present in 
coefficients a and b, that, in this case, cannot be assumed to be 
constant.   
C. Contribution of the noise currents 
In this paragraph, the dependence of the D-PSD of qIC on 
the contributing current noise power spectral densities (PSDs) 
will be analyzed. First, indicating with SIC(f) the PSD of the 
total noise current ic, and with SQC(f) the D-PSD of the noise 
charge qIC, and using simple signal theory concepts, the 
following expression can be derived from (17): 
[ ] )()(sinc)( 22 ckICck
k
QC kffSkffTTfS −−pi= ∑
+∞
−∞=
 (24) 
where sinc(x)=sin(x)/x. Since SQC(f) is a D-PSD, it is 
sufficient to consider its behavior only in the interval 0−fck/2. 
The noise current ic can be expressed as the sum of three 
contributions: 
[ ] )()()2/( 21 tmitmiCCii DRMCAC ⋅+∆+=  (25) 
where iCA is the output noise current of the CA block, iR is 
the noise superimposed to the current integrated by the RG 
block to produce the waveform VS (see Fig.3), and iD is the 
noise superimposed to ID. We will indicate with SIA(f), SIR(f) 
and SID(f) the PSDs of iCA, iR and iD, respectively. Modulation 
by the dimensionless signals m1(t) and m2(t), depicted in Fig.8, 
results from the combined effect of SA1 and SA2.  
0 T/2 T
+1
−1
+1
−1
τ
m (t)1
m (t)2
 
Fig.8. Representation of the dimensionless signals m1(t) and m2(t).  
 
Note that m1(t) is a signal with zero mean value, so that its 
effect on ica is equivalent to a chopper modulation. According 
to [32], the result is a spectrum with a constant value SIA(fck) 
except for small frequency intervals centered on clock odd 
harmonics, across which the amplifier d.c offset and flicker 
noise contributions are shifted. Since the sinc2 weighting 
function nulls for every fck harmonics, these frequency 
intervals can be neglected and we can consider that the sinc2 
function is multiplied by just the constant term SIA(fck). This 
would be strictly correct only if the CA bandwidth were 
infinite. However, the sinc2 function rapidly decreases at high 
frequencies, thus the error produced by this approximation is 
reasonably small. Using this assumption into (24) and applying 
the following identity: 
[ ] 1)(sinc2 =−pi∑
+∞
−∞=
ck
k
kffT  (26) 
the contribution of iCA to the SQC(f) D-PSD turns out to be 
simply a constant spectrum equal to T2SIA(fck) in the whole 
frequency interval 0−fck/2.  
The effect of m2(t) on iD is less straightforward, since m2(t) 
depends on the impulse τ. If τ is zero, the mean value of m2(t) 
is zero as well, thus a pure chopper modulation occurs. If τ 
assumes its maximum value (T/2), m2(t) is constantly equal to 
1, so that the spectrum of iD is left unchanged, including all the 
low frequency components. We will perform the analysis 
choosing this worst case. In addition, the sinc2 function in (24) 
does not significantly alter the low frequency components, 
since it stays close to one over a relatively wide interval 
around the origin. For the flicker components only the replica 
with k=0 has to be considered in (24), owing to the 1/f-like 
decrease of this kind of noise. On the other hand, thermal noise 
contributions are constant over a wide band and can be treated 
using (26). The result is that also the thermal noi
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components are unaltered, thus the contribution of iD to SQC 
can be assumed to be simply equal to T2SID(f).  
The effect of iR is the most complicated of the three to be 
studied. The following considerations apply: (i) iR is actually 
the noise component of two distinct currents, namely I1M and 
I2M, acting in different clock half-cycles; (ii) the charge 
integrated by i2M (noise component of I2M) in its own half-cycle 
is opposite to that accumulated by i1M in the previous half 
cycle, since the comparator CMP2 (that we will consider ideal 
for simplicity) stops the integration of I2M when the voltage VS 
has returned to the starting point; (iii) the sign of the charge 
accumulated by i2M is reversed by m1(t) so that the charge 
contribution of i2M into CO simply duplicates the charge 
integrated by i1M in the previous half cycle; (iv) I1M and ID are 
derived from the same reference source using current mirrors 
so that, considering (6), noise contributions from shared 
devices produce correlated effects that cancels out in the 
expression of τ.  
The consequence of point (iii) is that iR produces an effect 
equivalent to a noise current equal to (∆C/2CM)i1M, directly 
flowing into CO with no chopper modulation effects. With the 
same considerations for iD, we can reduce the action of (24) on 
the i1M spectral contribution to a simple multiplication by T2. 
The final expression deriving from the above consideration is: 
[ ])()2/()()()( 22 fSCCfSfSTfS IMMIDckIAQC ∆++=  (27) 
where the PSD of i1M has been indicated with SIM(f). The 
latter, similarly to SID, contributes to SQC with also the flicker 
noise components. Fortunately, due to point (iv), only the 
uncorrelated components have to be considered in SID and SIM. 
In practice, only the output MOSFETs of the corresponding 
current mirrors (M1M in Fig.3 and M15 in Fig.4) contribute to 
SQC and should be sized accordingly.  
The thermal noise components of the three current PSDs 
have been calculated by approximating the current noise of the 
single MOSFETs with the saturation expression 
SI=8/3kBTAgm(1+nB), where kB is the the Boltzmann constant, 
TA the absolute temperature, and nB the body effect coefficient, 
typically of the order of 0.2. The MOSFET transconductance 
is calculated using the drain current square law approximation, 
from which: gm=2IDS/(VGS-Vt). The flicker current noise PSD, 
SIF, is calculated with the expression: WLNgSf FmIF /2=⋅
 
where NF is a process dependent constant and WL the gate 
area.  
Considering that the clock frequency is high enough to 
neglect flicker noise in SIA(fck), the following expression can be 
derived: 
( ) ( ) ABAtGS
BIAS
BACKIA TkVV
I
nmfS
−
+≅
21
3
2)(  (28) 
where mA is the number of devices that significantly 
contribute to the output noise (MOSFETs 1,2,3,4,14,16,17,18 
in Fig. 4, i.e. mA=8), which have been supposed to be biased 
with the same overdrive voltage (VGS-Vt)A and d.c. bias current 
(IBIAS). It can be easily shown that the noise current sources of 
all these devices are transferred to the output current iCA 
through a factor 0.5.  
The thermal noise contribution of ID and IM can be neglected 
with respect to SIA(f) since these currents are set to a much 
smaller value than IBIAS. We will consider their flicker 
contributions that, summed up, give: 
( ) ( ) fVVLW
INfSCCfS
DtGSDD
DF
IMMID
142)(2/)( 2
2
2
−
≅∆+  (29) 
where expression (6) has been used for the factor (∆C/2CM) 
with τ=τmax=T/2 (worst case) to simplify the result. WDLD and 
(VGS-Vt) are the gate area and overdrive voltage of ID current 
source output MOSFET (M15), assumed identical to that of 
the IM1 current source.  
D. Contribution of comparator 
The charge sequence given by (19) can be considered as the 
result of two operations: (i) sampling of the comparator noise 
at a rate that, neglecting the jitter, coincides with the clock 
frequency; (ii) extraction of the first difference from the 
sequence obtained by the sampling process. The first step 
produces thermal noise fold-over in the interval 0-fck/2, while, 
due to their band limited nature, low frequency components 
are not affected by aliasing. The difference operation introduce 
multiplication of the resulting spectrum by sin2 weighting 
function that practically rejects low frequency components, 
including flicker noise and possible comparator offset. The D-
PSD of the comparator contributions can be then 
approximated by the formula:  
CBB
CK
C
CK
QCP Sf
B
f
fCfS 2sin4)( 220 





pi=  (30) 
where SCBB and BC are the comparator input referred broad 
band noise (thermal noise) and bandwidth, respectively.   
E. Total jitter estimation. 
A first interesting step is the calculation of the jitter D-PSD. 
From (22): 
2
2
4
)()()2()(
D
QCPQC
N I
fSfSfjHfS +pi=τ  (31) 
We will first assume that the comparator contribution is 
negligible, since, due to the form of (30), SQCP includes only 
high frequency components which, in turn, are reduced by the 
low pass characteristics of H(jω) (see Fig.7) when a>1. As far 
as SQC is concerned, it is useful to calculate the flicker noise 
corner frequency, at which the 1/f component given by (29) is 
equal to the frequency independent contribution of (28). Note 
that, according to (5), if the clock frequency is varied, ID 
should be adjusted to maintain an ideal duty-cycle excursion. 
Using the ID value for which τ reach TCK/2 for ∆C=∆CFS, the 
following result can be obtained: 
( )
( ) ckDtGS
AtGS
BIAS
D
AB
FS
DD
F
BA
S
k fVV
VV
I
I
Tk
C
LW
N
nm
Vf 2)1(
6
−
−





∆
+
∆
=  (32) 
With typical values for the process and design parameters in 
(32), corner frequencies several orders of magnitude smaller 
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than the clock frequency can be obtained even with moderate 
gate areas WDLD. For this reason and for the sake of simplicity, 
we will also neglect the contribution of currents IM and ID.   
Therefore, the D-PSD of the jitter can be approximated by: 
( ) 222 24
)()( fjH
I
fS
TfS
D
CKIA
n pi≅τ  (33) 
In order to determine the dynamic range of the interface the 
quantity of interest is the rms value of the jitter τN, coinciding 
with the standard deviation στ of the output pulse. Normalizing 
στ to the full scale value of the output pulse τFS=∆CFS∆VS/2ID, 
the inverse of the dynamic range can be derived. Integrating 
the spectral density in (33) over the interval 0-fck/2 we get: 
( )∫ pi∆∆=




τ
στ
2/
0
2
22
2
2
2)(
CKf
SFS
CKIA
FS
dffjH
VC
fST  (34) 
Using (28) for SIA(fck) and considering that: 
( ) )12(2
12
2/
0
2
−
=pi∫ aT
dffjH
CKf
 (35) 
the following expression is obtained: 
 
22
2
)()12(3
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
τ
σ τ
 (36) 
This result seems to indicate that increasing the clock 
frequency (1/T) would be a viable method to reduce the 
relative jitter. Actually, if fck is increased, IBIAS has to be 
increased as well, to satisfy condition (13) on the input 
impedance. Substitution of (13) into (36) results in the 
following interesting design relationship: 
( ) 2
2
1)12(3
32
SFS
AB
FS
XM
BA
Z
FS VC
Tk
C
C
nm
a ∆∆∆
+
−
αpi
=







τ
στ
 (37) 
where we have supposed that (VGS-Vt)5=(VGS-Vt)A for 
simplicity. The most important quantity in (37), is the ratio 
between the equivalent kT/C noise (mean square voltage) 
associated to the full scale sensor capacitance value and the 
square of the ramp peak-to-peak amplitude (∆VS). A penalizing 
factor is the ratio CXM/∆CFS, since CXM (maximum value of 
capacitor CX) can be affected by large offset capacitances 
(CX0). In practical sensors, this ratio may be significantly 
greater than one. The clock frequency does not affect the noise 
performances of the circuit, at least until the assumptions made 
remain valid. Reducing the clock frequency improves power 
consumption through (13) but, beside obvious limitations on 
the available signal bandwidth, a noise increase will eventually 
occur when fck gets lower than the flicker noise corner 
frequency of the current amplifier, producing an increase of 
SIA(fck) with respect to the value indicated by (28), where only 
the thermal contribution was taken into account.  
IV. PROTOTYPE DESIGN AND EXPERIMENTAL RESULTS 
A prototype has been designed using the 0.32 µm / 3.3 V 
CMOS device subset of the STMicroelectronics process 
BCD6s. Several circuit functions can be tuned by changing a 
digital configuration word (24 bit) stored in internal registries 
accessed by means of a three-wire serial interface.  
A programmable dummy sensor was included into the chip 
to facilitate the circuit characterization. CR is implemented by 
a 500 fF capacitor while CX was the sum of a constant 
capacitance, identical to CR, and a variable capacitor made up 
of four binary weighted capacitors that could be selectively 
connected in parallel. The total differential capacitance ∆C 
could be varied from 16 to 256 fF with step 16 fF through four 
configuration bits. Due to the required small capacitance 
values, non-standard capacitors were designed using overlaps 
of the three available metal layers. All capacitance values were 
obtained by parallel connection of a single elementary 
capacitor. Polysilicon/n+-implant capacitors have been used for 
C0 and CM. Blocks CMP1 and CMP2 are conventional low 
hysteresis comparators. Switch arrays SA1 and SA1b are 
implemented by means of n and p MOSFETs, respectively. 
Minimum size devices have been used to implement all the 
switches, in order to reduce charge injection. The circuit was 
designed to work with an external 30 kHz–50% duty cycle 
clock signal, from which the non overlapped clock phases, 
required to drive switch arrays SA1 and SA2, are internally 
generated. The main waveforms have been routed to 
diagnostic pads through low input capacitance buffers. A 
separate power supply line has been used for the buffers and 
the serial interface in order to allow power consumption 
measurement of just the proposed circuit.  
Table III shows the size of the main transistors and the 
values of C0 and CM capacitors. All the currents in the circuit 
have been derived from a single reference source (threshold 
voltage referenced source [33]) by means of precision current 
mirrors. The nominal values of the relevant currents are 
presented in Table IV. Since IM1, ID and ∆IB are digitally 
adjustable, the corresponding tuning range and number of 
control bits is specified in Table IV. Current tuning has been 
accomplished by varying the effective width of M1M-2M, and 
M14-16 across the ranges reported in Table III.  Digitally 
controlled parallels of MOSFETs have been used to produce 
the effective width variation indicated in Table III.   
The value of IBIAS results from (13) with (VGS-Vt)5 = 0.2 V, 
CXM=0.75 pF (maximum value) and αz=103. Equation (6) was 
used to set the range of IM1 in order to keep ∆VS within the 
maximum output swing of block RG (1.2 V) for all process 
corners.   
TABLE III.  
PROTOTYPE DESIGN DATA  (W/L  IN  MICRONS) 
Ramp Generator 
(SG) 
Current  
Amplifier (CA) 
M1M   10-18/50 M1-4  4/12 M14 56-53/50 
M2M  10-18/50 M5-8  2/2.5 M15 3-9/100 
M3M 2.5/8 M9 43.5/10 M16 44-47/50 
M4M  5/8 M10 7.5/20 M17-18 4/4 
M5M  4/2 M11 36.8/10 C0 0.5 pF 
M6M  50/50 M12, M13 4/1 CM 3 pF 
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The ranges of ID and ∆IB were chosen in order to satisfy (1) 
when the maximum value of ICA, calculated with (2), was 
present (for ∆C=∆CFS=256 fF). The voltage Vstop (see Fig.3) 
was set to 1.25 V. Such a low value was required to prevent 
M5M from being switched off.   
TABLE IV 
 VALUES OF THE RELEVANT CURRENTS  
Current Value (nA) Control bits 
IBIAS 700 - 
IM1 150-250 4 
ID 10-30 4 
∆IB 40-85 2 
 
An optical micrograph of the whole prototype cell, 
including the dummy sensor, bias sources and diagnostic 
buffers is shown in Fig.9. Dimensions are 1025 ×515 µm2.  
The chips, packaged into 32 pin ceramic cases, have been 
characterized with the experimental set-up shown in Fig.10.  
 
CS
RG CA
dummy sensor serial interface 
 
Fig. 9. Layout of the prototype cell with the main blocks indicated. CS: 
current source; RG: ramp generator; CA: current amplifier.  
 
PC
prog. line
RS-232
3
Signal 
generator clock
p
MUX
0
1
2
 
Fig. 10. Experimental set-up used to characterize the test chips. 
 
The clock is provided by a HP 33120A signal generator 
while a digital oscilloscope (Tektronix TDS220) has been used 
to display and acquire the main circuit waveforms. To obtain 
the signal VC, both differential lines VC1 and VC2 (see Fig.4) 
were acquired and the difference was calculated by numerical 
post-processing of the data. The duty-cycle of the output pulse 
(τ/T) has been estimated by converting it into a voltage (Vpw) 
with the simple approach shown in Fig.10: the block MUX 
(implemented with an analog switch) produces a waveform 
with the same behavior of the output PWM signal p, but with 
the high level equal to the precise reference voltage VREF 
(3 V). The average voltage VPW, extracted by the low pass 
filter LP is equal to (τ/T)VREF. The signal VPW is digitalized 
with 16 bit resolution using a computer controlled acquisition 
system (Pico Technology Ltd. ADC216). The LP filter is 
characterized by a 5th order Butterworth frequency response 
with 10 kHz bandwidth. A program running on a personal 
computer (PC) is used to calculate the power spectrum of the 
voltage VPW. The on-chip registers were programmed from the 
PC through a purposely built board equipped with an Analog 
Devices ADuC847 microcontroller used to drive the serial 
interface. The power supply was set to 3.0 V and the clock 
frequency to 30 kHz in all tests.  
Several configurations of the control bits were explored in 
order to find the best operating conditions. The value of 
current IM1 was chosen to obtain the maximum amplitude of 
the waveform VS (limited by Vstop to 1.25 V), and, according to 
(36), minimize the relative jitter. A best value of 200 nA, 
(nominal value) resulting in ∆VS=1.1 V was found. The current 
ID sets the output pulse range through (6) but does not affect 
the relative jitter. Thus the midscale value ID=20 nA, was 
chosen. These ID and IM1 settings were left unchanged in all the 
experiments performed on the prototype. The current ∆IB was 
varied to verify its effect on the filtering function H(jω). When 
not explicitly specified, ∆IB was set to 55 nA.  
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Fig. 11. Experimental waveform measured on the test chip with ∆C=160 
fF.The parameter in the VC plot is the current ∆IB.  
 
 
Fig. 11 shows the main waveforms in the circuit for 
∆C=160 pF. The various curves of voltage VC refer to different 
∆IB values, indicated in the figure. The output waveform p has 
been recorded for ∆IB=55 nA; curves obtained with different 
∆IB values are practically indistinguishable on the scale of 
Fig.11.  
The dependence of the pulse width on the differential 
capacitance ∆C is shown in Fig. 12 for 11 different samples. 
These measurements have been performed at room 
temperature. The sensitivity to temperature over the interval 
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0-80 °C was 300 ppm/°C [30]. Histograms of the offset and 
sensitivity errors, estimated from the curves of Fig. 12, are 
shown in Fig. 13.  
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Fig. 12. Dependence of the output pulse duration as a function of the sensor 
differential capacitance, measured on a set of 11 different chips.  
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Fig. 13. Offset and sensitivity histograms estimated over the same sample set 
of Fig. 12.  
 
The average sensitivity, calculated over the measured 
samples is 32.8 µs/pF, which is 18.4% higher than the 
theoretical value of 27.7 µs/pf predicted by (6). The 
discrepancy may be ascribed to possible uncertainties of the 
dummy capacitor values deriving from the use of custom cells. 
The visible systematic offset (around 2.5 µS) can be due to 
unwanted parasitic capacitive coupling between internal 
interconnects of the dummy capacitor.  In addition to the 
systematic error, a significant dependence on  process errors 
can be evinced from Fig.13. It should be pointed out that, with 
the present configuration, it is not possible to distinguish the 
contribution of the interface from that of the dummy sensor. 
As far as the interface is concerned, contributions to random 
errors are likely to derive from gain errors of the various 
current mirrors. In particular, the input mirrors of the CA (M1-
M3 and M2-M4) handle the input currents IX and IR, which 
include a large common mode component, due to the common 
mode capacitance CX0. Gain mismatch between the input 
current mirrors results in imperfect cancellation of the 
common components, producing an offset error. The latter, 
being modulated like the input signal, is not rejected by SA1. 
Inspection of Table III shows that there is margin to increase 
the area of critical devices in order to reduce mismatch errors.  
It is worth noting that the offset and gain errors were never 
as high as to produce saturation of the interface. In a real 
application, offset trimming can be achieved by introducing 
digitally variable capacitors in parallel to both the sensor 
capacitances CX and CR, while gain trimming can be obtained 
by varying CM, IM1 or ID.  
The other important aspect to be taken into account is the 
effect of noise, visible as a jitter on the output pulse trailing 
edge. We have estimated the spectral density of the jitter by 
measuring the PSD of voltage VPW, derived from the PWM 
output signal with the method shown in Fig.10. The 
relationship between the noise spectral density of the output 
pulse width (SτΝ) and the spectral density of VPW (SVPW) is 
given by: 
2
2
)()( REFNVPW VT
fSfS τ=  (38) 
The spectral density has been estimated by means of a 
standard algorithm running on the PC. Since the sequence τ(n) 
can be considered as a discrete time signal, only frequencies 
up to fck /2 (15 kHz) are significant. The LP filter effectively 
suppresses components at the clock frequency and higher 
order harmonics, preventing them from being aliased back to 
the band of interest through the ADC sampling function. The 
filter response has been experimentally characterized, 
obtaining an accurate interpolation function that has been used 
to correct the measured spectra. The background noise of the 
system was two orders of magnitude lower than the measured 
PSDs. The spectra have been recorded with ∆C=160 fF, 
varying ∆IB. The results are shown in Fig. 14 for the four 
indicated ∆IB values. According to (33), the frequency 
dependence of SτN (i.e. SVPW, which is proportional to SτN) is 
given by |H(jω)|2. For each ∆IB value, we have calculated the 
nominal value of parameter a, using (21) with IA=5.3 nA, 
obtained from (15). The respective |H(jω)|2 functions have 
been multiplied by a constant, equal to the noise level 
estimated in the almost flat region visible in the interval 
100Hz−1kHz, where flicker noise is still negligible. In this 
way, the fitting curves shown in Fig.14 (smooth solid lines) 
have been obtained. The intrinsic low pass function is 
confirmed and a good agreement with the frequency response 
predicted by (33) can be observed.  
The asymptotic noise level at low frequencies (in the 
absence of flicker noise) can be calculated using (33) and (38) 
with the SIA value given by (28). With the design parameters 
reported in this section, a value of 1.0×10-9 V2/Hz is obtained. 
This value is nearly 62 % of the measured noise level. The 
discrepancy has to be ascribed to the simple noise and current 
models used to derive (28). As far as flicker noise is 
concerned, a corner frequency equal to nearly 20 Hz can be 
estimated. This result is in agreement with the prediction of 
corner frequencies being much smaller than the clock 
frequency (see Sect. III).  
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Fig.14. Noise power spectral density of the voltage VPW, measured for 
different ∆IB values. Solid lines represent the behavior predicted by (33). The 
dashed line represents a fit of the 1/f noise in the interval 0.15-7 Hz. The 
spectra have been obtained joining measurements performed over two 
different frequency interval.  
 
The integral effect of noise is represented by standard 
deviation of the output pulse duration. This parameter has been 
estimated from 50 independent captures of the output pulse, 
taken using the digital oscilloscope. The test was performed 
with ∆IB set to 40 nA and 85 nA, obtaining the results shown 
in Table V. The measured standard deviations, normalized to 
the full scale, are compared to the predictions made using (36) 
with the values of parameter a reported in the table.  
TABLE V 
MEASURED JITTER COMPARED TO PREDICTED VALUES  
∆IB a στ στ/τFS στ/τFS (predicted) BW 
40 nA 1.3
7 
46 ns 0.63 % 0.48 % 7 kHz 
85 nA 2.5 28 ns 0.38 % 0.31 % 2.6 kHz 
 
The slight underestimation of the jitter is compatible with 
the mentioned discrepancy between the measured and 
predicted power spectra. These data indicate that equations 
(36) and (37) provide sufficient accuracy for estimating the 
circuit performances and guiding device sizing during the 
design phase. The dynamic range resulting from the data of 
Table V varies from 44 to 48 dB. Note that these data have 
been calculated for a sampling rate equal to the clock 
frequency (30 kHz). In this case, the interface bandwidth (BW) 
is determined by the H(jω) frequency response. The resulting 
BW values are reported in Table V. The actual contribution of 
the flicker noise can be found by integrating the corresponding 
PSD (estimated from the spectra of Fig.14) over the given BW. 
Considering a lower frequency limit of 0.1 Hz, the flicker 
noise contribution to the total jitter mean square value is less 
than 8% in all considered cases. Conversely, the presence of 
flicker noise should be taken into account if a further BW 
limitation is applied, for example by averaging successive 
samples in order to reduce noise.  
The total power consumption of the interface (diagnostic 
buffers excluded) was 84 µW, corresponding to a 28 µA 
supply current, of which 12 µA are used by the two 
comparators, 6 µA by the current amplifier, 4 µA by the ramp 
generator. The remaining 8 µA are due to the current source 
and to circuits used to produce reference voltages and bias 
currents. Table VI compares the main circuit performance 
parameter with those of other state-of-art capacitance to time 
converters present in the literature. Sensitivity to parasitic 
capacitances for the proposed interface was estimated from 
simulations performed with a capacitor connected between one 
sensor terminal (node 1 or 2 in Fig.1) and ground. Due to 
stability requirements, the maximum parasitic capacitance 
value was 9 pF.  
V. CONCLUSIONS 
An original approach for converting small capacitance 
differences into pulse width has been described. The circuit 
exploits chopper modulation to reduce the effect of low 
frequency noise and mitigate the performance spread due to 
device mismatch. The ideal transfer function of the interface is 
expressed by equation (6), which includes only terms that can 
be easily made precise and temperature independent. Parasitic 
capacitances between sensor terminals and ground are rejected 
by the low impedance of the current amplifier. The main non-
idealities affecting the actual performance of the circuit, 
TABLE VI.  
PERFORMANCE SUMMARY AND COMPARISON WITH RECENT WORKS  
Reference [23] [27] [28] [26] This work 
Type (diff/unip) unipolar unipolar unipolar differential differential 
Sensitivity 1.82µs/pf 47 µs/pf 3.88 µs/pf N/A 32 µs/pf 
Resolution  13 aF  900 aF   2.8 fF  200 aF  800 aF  
full scale cap. variation 9pF a 400fF 325fF 6.8pF 256fF 
Power @ Vdd 60µW @ 1.0V 16.5mW @ 3.3V 54µW @ 3V 211µW @ 3.3V 84µW @ 3V 
Sens/to/temp (total) N/A b 300ppm/°C N/A low (N/A) 300 ppm/°C 
Technology CMOS 0.18 µm CMOS 0.35 µm CMOS 0.35 µm CMOS 0.35 µm CMOS 0.32 µm 
Area 0.01 mm2 0.2 mm2 0.09 mm2 0.51 mm2 0.52 mm2 
Sensitivity to parasitic 
capacitances(c). 
High (1.0) Low (2×10-3) High (1.0) Low (N/A) Low (3.7×10-4) d 
BW 16 kHz 10 kHz 25 kHz 65 Hz 2.6kHz 
a
 Different full scales may be chosen changing an external resistor.  b Proportional to the TCR of a reference resistor. c Normalized to the sensitivity to the 
input capacitance. d Simulated 
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namely the finite input impedance of the current amplifier and 
noise (i.e. jitter) have been thoroughly analyzed, obtaining 
important design indication.  
In particular, (36) suggests that the relative jitter (inverse of 
the dynamic range) can be reduced by either increasing the 
clock frequency or reducing the bias current of the current 
amplifier. Unfortunately, the ratio between these two 
parameters is fixed by (13), once the ratio between the sensor 
impedance and amplifier input impedance (αz) is decided. 
Following these design criteria the optimum relative jitter is 
given by the very general expression (37), where both fck and 
Ibias do not appear. In (37) the relative jitter is mainly affected 
by sensor characteristics (CXM, ∆CFS) and by the amplitude of 
the triangular waveform VS.  
Compared to other solutions, such as that described in [23], 
this is clearly a limitation since there are fewer possibilities to 
obtain large dynamic ranges. On the other hand, differently 
from other solutions, the bias current can be widely reduced 
without affecting the system performances, provided that the 
clock frequency is reduced of the same proportion. Another 
interesting aspect is the described intrinsic low pass property 
of the circuit that can be exploited to further reduce the total 
jitter. 
Most of these features have been confirmed by the 
measurement performed on the prototype. The low 
temperature sensitivity is confirmed over a wide temperature 
range, while the measured sensitivity, noise spectral density 
and dynamic range are in good agreement with the prediction 
made on the basis of the mentioned design formulas. The only 
unexpected discrepancy was the presence of a systematic 
offset, which was attributed to charge injection due to parasitic 
capacitances among the internal interconnections of the 
dummy capacitor.  
Comparison with other state-of-art capacitance-to-time 
converters shows that the strength of the proposed circuit is the 
combination of low power characteristics, low sensitivity to 
temperature, capability of handling differential sensors and 
low sensitivity to parasitic capacitances. Similar characteristics 
are offered only by [26], which, on the other hand, does not 
produce a real PWM output but require further processing to 
extract the information. The interface described in [23] 
presents comparable power consumption and considerably 
better resolution. Conversely, [23] requires a reference 
resistor, which may be a source of large temperature sensitivity 
unless a stable off-chip component is used. A minimal-change 
evolution of the proposed circuit, aimed at improving the noise 
and power consumption performances, has been recently 
invented and its effectiveness has been preliminary assessed by 
means of electrical simulations [31].   
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